The Circuit Design of Voltage Controlled Phase-Shift for Sinusoidal Voltage Waveform

Boonruang Wangsilabatra and Satean Tanyasrirat

1,2Department of Instrumentation and control Engineering, Faculty of Engineering
Pathumwan Institute of Technology, Bangkok, 10330, Thailand, Email: boonrwan@gmail.com

Abstract

This paper proposes the two-output voltage controlled phase shift circuit design using MATLAB/SIMULINK. Analog Circuits consist of the input reference voltage and DC voltage controller for adjusted phase shift output voltage. These output voltage can be adjusted phase shift voltage angle as lagging and leading when compare with the reference voltage. Furthermore, the proposed analog circuit method can support under variations of input reference voltage from 1 to 10 peak voltage and 10 to 100 Hertz. The validity of this proposed method is verified by calculation and simulation results.

Keywords: circuit design, voltage control, phase shift voltage

1 Introduction

The simple circuits for phase shift voltage are established from resistor, capacitor and inductor as show in Fig.1. The circuit in Fig.1 describes the basically of phase shift voltage by R-C load as a result phase shift angle has occurred between \( V_s \) and \( V_c \) as shown in Fig.1 (b).[1]

From equations (1) and (2), the angular velocity (\( \omega \)) of the capacitor voltage (\( V_c \)) has fixed, the capacitor voltage magnitude will be changed by supply voltage (\( V_s \)) value, while the phase angle (\( \theta \)) is constant. On the other hand, if \( \omega \) is changed, both capacitor voltage magnitude and phase angle will be changed too.

Fig.2 shows the RC network which connected with Op-Amp circuit, output voltage lags input voltage for all pass of waveform [2]. When \( R_1 = R_2 \) the phase angle of the output voltage can be calculated by

\[
\theta = -2\tan^{-1}(\omega Rc) \tag{3}
\]

The output voltage in equation (4) shows the relationship between input voltage and output voltage magnitude. Namely, phase shift angle of output voltage can be shifted about 90° all
the time, while the output voltage results depend on the peak voltage and the frequency of input voltage and value of R-C passive elements.

Fig.4 shows the block diagram of the voltage control phase shifter for sinusoidal voltage waveform.

![Block Diagram](image)

Fig.4 Proposed block diagram of the voltage control phase shifter for sinusoidal voltage waveform.

From block diagram in Fig.4, output voltage in the instantaneous value can be expressed as follows.

\[ v_{o1}(t) = k \sin(\omega t + \tan^{-1}(2(V_{dc} - 5V))) \text{ for } k \neq 0 \quad (5) \]

As shown in equation (5) the phase angle of output voltage will be shifted by setting \( V_{dc} \). If the \( V_{dc} \) is varied range from 5V as 0 Volt and 10Volts respectively, the phase angle will be shifted in the range of \( 0° \pm 84° \) for output Vo1 and \( 180° \pm 84° \) for output Vo2

3. Simulation results

![SIMULINK Diagram](image)

Fig.5 the SIMULINK model base on MATLAB

For the simulation results, MATLAB/SIMULINK has been used for validity of this proposed method by SIMULINK block set diagrams in fig. 5 referred from the proposed block diagram of the voltage control phase shifter for sinusoidal voltage waveform in fig. 4[3]. Output voltage equation can be defined as

\[ v_{o1}(t) = k \times 10 \sin(\omega t + \tan^{-1}(2(V_{dc} - 5V))) \text{ for } k \neq 0 \quad (6) \]

When \( \omega = \tan^{-1}(2(V_{dc} - 5V)) \)

The simulation results are separated as 2 conditions as follows.

4.1 Case 1: \( V_{m}, f, k \) are fixed and \( V_{dc} \) is varied

![Simulation Results](image)

(a) \( V_{o1} \) leads \( V_s \) by 45° at 5.5 \( V_{dc} \)

(b) \( V_{o1} \) lags \( V_s \) by 45° at 4.5 \( V_{dc} \)

Fig.6 Behaviors of \( V_{o1} \) and \( V_s \) for case 1

4.2 Case 2: \( V_{m}, k, V_{dc} \) are fixed and \( f \) is varied

![Simulation Results](image)

(a) \( V_{o1} \) lead \( V_s \) 45° when \( f= 25\)Hz

(b) \( V_{o1} \) leading \( V_s \) 45° when \( f= 100\)Hz

Fig.7 phase shift response when frequency is varied

4. Conclusion

In the paper, the simulation results are divided into two conditions. For the case 1, the phase shift of output voltage can be controlled as lagging or leading depending on the DC voltage value adjusted from 0 – 10V. When the DC voltage is defined as 5V to 10V, phase shift output voltage of \( V_{o1} \) is increased from 0 to 84 degrees leading. Otherwise, if the DC voltage is defined as 5V to 0V phase shift output voltage of \( V_{o1} \) is decreased from 0 to -84 degrees lagging. For the case 2, if the frequency of input voltage is changed, phase shift output voltage will be fixed. The proposed circuit design has many benefits for application with automation control, grid connected converter and so on

References